اختصاصی از
یاری فایل پاورپوینت درباره Architectural Analysis of a DSP Device, the Instruction Set and the Addressing Modes دانلود با لینک مستقیم و پر سرعت .
فرمت فایل :powerpoint (لینک دانلود پایین صفحه) تعداد صفحات 50 صفحه
Outline
FIR filter on ADPS-21x
DSP Requirements
Fast Multiply-Accumulates (Data-path)
Extended Precision Accumulator Register (Data-path)
Dual Operand Fetch (Memory)
Circular Buffering (Addressing)
Zero-Overhead Looping (Instruction set)
Analog Devices Architectures and Programming
SHARC
Blackfin
Performance Optimization
FIR filter steps
Obtain a sample with the ADC; generate an interruptDetect and manage the interruptMove the sample into the input signal's circular bufferUpdate the pointer for the input signal's circular bufferZero the accumulatorControl the loop through each of the coefficientsFetch the coefficient from the coefficient's circular bufferUpdate the pointer for the coefficient's circular bufferFetch the sample from the input signal's circular bufferUpdate the pointer for the input signal's circular bufferMultiply the coefficient by the sampleAdd the product to the accumulatorMove the output sample (accumulator) to a holding bufferMove the output sample from the holding buffer to the DAC
دانلود با لینک مستقیم
پاورپوینت درباره Architectural Analysis of a DSP Device, the Instruction Set and the Addressing Modes